

MixPert: Optimizing Mixed-Precision Floating-Point Emulation on GPU Integer Tensor Cores

Zejia Lin, Aoyuan Sun, Xianwei Zhang, Yutong Lu

SUN YAT-SEN UNIVERSITY



中山大學
SUN YAT-SEN UNIVERSITY

Tensor-Specialized Architectures (TCUs)

- Architectures to accelerate matrix multiply-accumulate (MMA)
 - NVIDIA Tensor Core
 - AMD Matrix Core
 - ...


$$D = \begin{pmatrix} \text{Teal Grid} \\ \text{Teal Grid} \\ \text{Teal Grid} \end{pmatrix} \begin{pmatrix} \text{Purple Grid} \\ \text{Purple Grid} \\ \text{Purple Grid} \end{pmatrix} + \begin{pmatrix} \text{Green Grid} \\ \text{Green Grid} \\ \text{Green Grid} \end{pmatrix}$$



Tensor-Specialized Architectures (TCUs)

- Architectures to accelerate matrix multiply-accumulate (MMA)
 - NVIDIA Tensor Core
 - AMD Matrix Core
 - ...
- MMA as hardware primitives

$$D = \begin{pmatrix} \text{Matrix A} \\ \text{Matrix B} \end{pmatrix} \times \begin{pmatrix} \text{Matrix C} \end{pmatrix} + \begin{pmatrix} \text{Matrix D} \end{pmatrix}$$




TCU Trades Precision For Performance

- Compared to general-purpose CUDA Cores
 - Limited data type supports
 - Performant low-precision computation

$$D = \begin{pmatrix} \text{Matrix A} \\ \text{Matrix B} \end{pmatrix} \begin{pmatrix} \text{Matrix C} \\ \text{Matrix D} \end{pmatrix} + \begin{pmatrix} \text{Matrix E} \\ \text{Matrix F} \end{pmatrix}$$


Unsupported

- X FP32 × FP32 + FP32
- ✓ TF32 × TF32
- ✓ FP16 × FP16
- ✓ BF16 × BF16
- ✓ INT8 × INT8 + INT32




Outline

- To Accelerate FP32 on TCU
 - Emulation using multiple low-precision operations
- Challenges For Emulation
 - Representation & calculation
 - Precision degradation
 - Performance tradeoffs
- MixPert: Emulation On Integer TCU
- Evaluation



Emulation Degrades Precision



- Prior works use half-precision for emulation
 - Example: accelerate FP32 using **3x FP16** multiplications



Emulation Degrades Precision (cont.)

- Quantization rounding introduces error

- 3× FP16 (IPDPSW'18)
- 3× TF32 (PPoPP'21)
- 6× BF16 (ICS'22)




① Scale & Quantization

② Mixed-precision MMA

③ Unscale & De-quantization


Exploring INT8's Potential For Emulation

- Emulation speedup depends on TCU's performance
 - INT8 is **28.5 \times** faster than FP32, and **2.2 \times** faster than BF16




Exploring INT8's Potential For Emulation

- Emulation speedup depends on TCU's performance
 - INT8 is **28.5 \times** faster than FP32, and **2.2 \times** faster than BF16



- Can we use INT8 for emulation? How to:
 - Represent the values
 - Emulate MMA on TCU
 - Balance error and speed


MixPert – Emulation On Integer Tensor Core




- MixPert uses INT8 for emulation:
 - Represent the values \Rightarrow Pack into 3×INT8 with shared exponents
 - Emulate MMA on TCU \Rightarrow 6-9 emulation steps
 - Balance error and speed \Rightarrow Tuning #steps for given error thresholds

MixPert – Representing the Values

- Store mantissa bits into three INT8s
 - Preserving 20 out of 23 bits




- Multiplying two scalars with nine INT8 multiplications




MixPert – Emulating MMA

- Share exponent bits when values have similar exponents
 - Negligible error if data range is smaller than number of elements




- The shared exponent is specific to each tile
 - Restricts error loss to each tile

9 MMA operations required




MixPert – Balancing Error And Performance

- Each operator can have different number of emulation steps
 - Error-tolerate applications
 - Using 6-9 MMAs to speedup



9 MMA operations required



Methodology



- Platforms
 - ❑ NVIDIA A100 & RTX3090
 - ❑ CUDA 11.8.0
 - ❑ CUTLASS 3.2.1
- Methods
 - ❑ cuBLAS FP32
 - ❑ CUTLASS TF32 \times 3
 - ❑ APE [ICS'22] BF16 \times 6
 - ❑ MixPert INT8 \times 6-8
- Workloads
 - ❑ 8 applications from *Rodinia* [IISWC'09],
APE [ICS'22], and *micro-benchmark*

Domain	Application
Linear algebra	HPL-AI
	Cholesky Factorization
Genomics	Sparkler
	cuBERT
Machine Learning	kNN
	kMeans
Micro-bench	GEMM
	MLP




Matrix Multiplication Performance & Error

- Average speedup $2.1\times$ on A100, $1.2\times$ on RTX 3090
- Average error 4.46×10^{-7}



Application Performance

- Average speedup $1.6\times$, up to $2.2\times$
- HPL-AI and Sparkler uses 6 emulation steps for higher speedup



Conclusion

- Emulating FP32 on half-precision Tensor Core
 - Imbalanced performance-precision tradeoffs
- MixPert: Emulation On Integer Tensor Core
 - Efficient data representation
 - Tunable emulation steps
- 1.6× to 2.1× computation speedup with controlled error



中山大學
SUN YAT-SEN UNIVERSITY

Thank You!

Zejia Lin, Aoyuan Sun, Xianwei Zhang, Yutong Lu